

REMARKS

The foregoing amendments and the following remarks are responsive to the Office Action mailed July 17, 2001. Reconsideration of this application is respectfully requested. No claims have been amended. No claims have been added. No claims have been canceled. Thus, claims 1-28 and 38-49 are pending.

In the Final Office Action dated July 17, 2001, claims 1-28 and 38-49 stand rejected under 35 U.S.C. § 102(e) as being anticipated by U.S. Patent No. 6,134,167 of Atkinson ("Atkinson"). In response, applicant submits a declaration pursuant to 37 C.F.R. § 1.131 enclosed herewith to overcome the Atkinson reference.

Applicants emphasize that submission of the enclosed declaration pursuant to 37 C.F.R. § 1.131 should not be construed as an acquiescence to the any of the reasons for rejection set forth in the July 17, 2001 Office Action.


Applicants respectfully submit that the rejection under 35 U.S.C. § 102(e) has been overcome, and withdrawal of this rejection is respectfully requested. Applicants submit that claims 1-28 and 38-49 are now in condition for allowance and such action is earnestly solicited.

If there are any additional charges, please charge Deposit Account No. 02-2666. If a telephone interview would in any way expedite the prosecution of this application, the Examiner is invited to contact Mark L. Watson at (303) 740-1980.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Date: 7/31, 2001



Mark L. Watson
Reg. No. 46,322

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, CA 90025-1026
303-740-1980

Docket No. 042390.P5549
Express Mail No. EL807366762US

Claim Versions with Markings to Show Changes Made

Insertions are underlined, deletions are bracketed.

Please replace the paragraph beginning at page 9, line 6 with the following paragraph:

Figure 3 illustrates a memory controller 300 in accordance with one embodiment of the present invention. Memory controller 300 includes memory interface control unit 310, refresh unit 320 and refresh timing unit 330. Memory controller 300 accesses main memory 213 based upon commands received from processor 205 and one or more peripheral devices such as video device [227] 225 coupled to chip set 220. Memory controller 300 may read data from, and write data to, main memory 213. For some operations such as main memory refresh, memory controller 300 must access all portions of main memory 213 within a deterministic time period. According to one embodiment, memory controller 300 is included within chip set 220.

Please replace the paragraph beginning at page 10, line 4 with the following paragraph:

Refresh unit 320 is coupled to refresh timing unit 330 and recharges electrical cells within main memory 213 in order to maintain data integrity. Refresh unit receives a REFRESH signal from refresh timing unit 330 in order to trigger a refresh event. Refresh unit 320 also receives a power status signal (STAT) from bus bridge 240. STAT is an indicator of whether computer system 200 is operating in a normal mode or a low power mode. The low power mode of operation enables power conservation whenever computer system 200 is powered up, but has not recently been used. Additionally, refresh unit [230] 330 receives HOST CLK from processor 205.

Please replace the paragraph beginning at page 11, line 17 with the following paragraph:

According to one embodiment, clock generator 836 is a ring oscillator implemented using a chain of [thirty-six] thirty-seven (37) serially coupled inverters. The OSCLK signal is generated each time a signal completely propagates through the chain of inverters. One of ordinary skill in the art will appreciate that clock generator 836 may be implemented using other quantities of inverters. Further, other clock generation methods may be used to implement clock generator 836.

Please replace the paragraph beginning at page 14, line 14 with the following paragraph:

At process block 520, a subsequent memory refresh is triggered by host clock counter 834. As described above, memory refreshes are triggered every 15.6 microseconds. At process block 530, the incremented count (i.e., the number of OSCLK pulses received by counter 434 between normal refresh cycles) is transmitted to buffer 436 as VALUE. At process block 540, counter 434 is again reset after the refresh, and control is returned to process block 510 wherein counter 434 begins counting OSCLK pulses again. According to one embodiment, the normal mode operation of refresh timing unit 330 is continually repeated in order to periodically update the number of OSCLK pulses that occur during a refresh cycle. Consequently, timing refresh unit continuously tracks [of] the number of OSCLK pulses that occur between memory refreshes whenever it is operating in the normal mode.